

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100			
1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100			
2	1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100		
3	1	1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	
4	1	1	1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
5	1	1	1	1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72</																											

~~~~~

§

 $\mathcal{S}$ 

ss

So

8

or

22

2

20

28

38

22

22

22

5

|                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                           |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|
| <p align="center"><b>"EXPRESS MAIL" MAILING LABEL</b></p>                                                                                                                                                                                                                                                                                                                                                    |                                                                           |
| <p><b>NUMBER:</b></p>                                                                                                                                                                                                                                                                                                                                                                                        | <p><b>EL 652 336 001 US</b></p>                                           |
| <p><b>DATE OF DEPOSIT:</b></p>                                                                                                                                                                                                                                                                                                                                                                               | <p><b>April 23, 2001</b></p>                                              |
| <p>Pursuant to 37 C.F.R. § 1.10, I hereby certify that I am personally depositing this paper or fee with the U.S. Postal Service, "Express Mail Post Office to Addressee" service on the date indicated above in a sealed envelope (a) having the above-numbered Express Mail label and sufficient postage affixed, and (b) addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.</p> |                                                                           |
| <p><u>4/23/01</u></p> <p align="center">Date</p>                                                                                                                                                                                                                                                                                                                                                             | <p><u>Jennifer Presswood</u></p> <p align="center">Jennifer Presswood</p> |

**PRELIMINARY AMENDMENT**

**1**

**IN THE TITLE:**

Please replace the title of the application with:

**-- SYSTEM AND METHOD OF MAINTAINING COHERENCY IN A  
DISTRIBUTED COMMUNICATION SYSTEM --**

**IN THE CLAIMS:**

Please add new claims 44-99 as follows:

5

44. A method of maintaining order of transactions in a distributed communication system, the distributed communication system comprising a plurality of nodes interconnected by a plurality of communication links, the plurality of nodes having access to a plurality of addressable memory locations, the plurality of nodes comprising a source node and a target node, the method comprising the acts of:

10

dispatching, by the source node, a first request directed to a first memory address accessible by the target node;

15

transmitting, from the target node, a first response directed to the source node in response to the first request;

transmitting, from the source node, a second response directed to the target node after receipt of the first response; and

20

5           stalling service, by the target node, of a second request directed to the first  
memory address pending receipt of the second response.

45.       The method as recited in claim 44, wherein the first request is associated  
10   with a first transaction, and the act of transmitting the first response is performed after the  
first transaction has reached a memory commit point.

46.       The method as recited in claim 45, wherein the act of transmitting the  
15   second response is performed after the first transaction has reached a processor commit  
point.

47.       The method as recited in claim 45 wherein the first transaction is a write  
20   transaction, wherein the first response is a Target Done response, and wherein the second  
response is a Source Done response.

48.       The method as recited in claim 44, wherein the first request comprises a  
25   read request, and wherein the first response comprises a read response.

5           49.     The method as recited in claim 44, wherein the first request is associated  
with a first transaction, and the method comprises the act of:

stalling, by the source node, dispatch of a second transaction pending receipt of  
the first response.

10

50.     The method as recited in claim 44, comprising the acts of:

issuing, by the target node, a probe in response to the first request, the probe being  
directed to each of the plurality of nodes to determine whether any of the  
plurality of nodes is caching data corresponding with the first memory  
address; and

15

issuing, by each of the plurality of nodes, a third response in response to the  
probe,

20

wherein act of transmitting the second response, from the source node, is  
performed after receipt of all of the third responses.

25

5            51.    The method as recited in claim 50, wherein each of the third responses is directed to the target node, and wherein the act of transmitting the first response directed to the source node is performed after receipt of all of the third responses by the target node.

10

          52.    The method as recited in claim 50, wherein each of the third responses is directed to the source node.

15

          53.    The method as recited in claim 50, wherein one of the third responses is a read response, the read response indicating that the node which issued the read response is storing data corresponding to the first memory address.

20

          54.    The method as recited in claim 50, wherein the first request comprises a read request, and wherein if the probe determines that a first node of the plurality of nodes is caching data corresponding to the first address, then the method comprises the act of:

25

          issuing, by the first node, a memory cancel response directed to the target node to cancel a memory access by the target node to the first memory address.

55. The method as recited in claim 54, comprising the acts of:

canceling the memory access; and

10 issuing by the target node a target done response directed to the source node in response to the memory cancel response.

56. The method as recited in claim 54, wherein the act of issuing the third  
15 response by the first node in response to the probe comprises the acts of:

formatting the third response to indicate the issuance of the memory cancel  
response by the first node; and

20 formatting the second response to indicate the issuance of the memory cancel response.

57. The method as recited in claim 56, wherein the act of stalling service of  
25 the second request comprises stalling service pending receipt of the memory cancel response by the target node.

58. The method as recited in claim 44, wherein the source node comprises a processor.

10 59. The method as recited in claim 44, wherein the source node comprises a host bridge.

15 60. The method as recited in claim 44, wherein the target node comprises a memory controller configured to access the first memory address.

61. A method of maintaining order of transactions issued in a distributed communication system, the distributed communication system comprising a plurality of nodes interconnected by a plurality of communication links, the plurality of nodes configured to access a plurality of addressable memory locations for storing data, the plurality of nodes comprising a source node and a target node, the method comprising the acts of:

25 storing at the target node a first request received from the source node and directed to a first memory address;

5 storing at the target node a second request directed to the first memory address;

servicing the first request;

transmitting a communication to the source node in response to the act of

10 servicing the first request; and

stalling an act of servicing the second request pending receipt by the target node  
of a source response transmitted from the source node in response to the  
communication.

15

62. The method as recited in claim 61, wherein the acts of storing the first  
request and the second request at the target node comprises the act of ordering the first  
request and the second request in a queue in the order in which the first request and the  
20 second request were received.

63. The method as recited in claim 61, wherein the first request comprises a  
write request, and wherein the act of transmitting the communication to the source node  
25 is performed when the act of servicing the write request has reached a memory commit  
point.



5

64. The method as recited in claim 63, wherein the communication comprises a Target Done response, and wherein the method comprises the act of generating the Target Done response by the target node.

10

65. The method as recited in claim 63, wherein the act of servicing the first request comprises the act of determining whether data corresponding to the first memory address is cached at any of the plurality of nodes.

15

66. The method as recited in claim 65, wherein the act of serving the first request has reached the memory commit point when the act of determining whether data corresponding to the first memory address is cached at any of the plurality of nodes is complete.

20

67. The method as recited in claim 65, wherein the act of determining whether data corresponding to the first memory address is cached at any of the plurality of nodes comprises the acts of:

25

issuing a probe directed to each of the plurality of nodes; and

5           issuing, by each of the plurality of nodes, a cache response in response to the  
probe, each cache response being directed to the target node and indicating  
whether data corresponding to the first memory address is cached at the  
particular node.

10  
68.     The method as recited in claim 67, wherein the memory commit point is  
reached when all of the cache responses have been received by the target node.

15           69.     The method as recited in claim 62, wherein the first request comprises a  
read request, and wherein the communication transmitted to the source node comprises a  
plurality of responses issued from the plurality of nodes.

20           70.     The method as recited in claim 69, wherein the plurality of responses  
comprises a memory access response issued from the target node, and wherein the act of  
servicing the first request comprises the acts of:

accessing, by the target node, a memory location associated with the first memory  
25           address;

5 transmitting to the source node the memory access response based on the act of  
accessing by the target node; and  
determining whether data corresponding to the first memory address is cached at  
any of the plurality of nodes.

10

71. The method as recited in claim 70, wherein the plurality of responses  
comprises a plurality of cache responses issued by the plurality of nodes, and wherein the  
act of determining whether data corresponding to the first memory address is cached at  
15 any of the plurality of nodes comprises the acts of:

issuing a probe directed to each of the plurality of nodes; and

issuing, by each of the plurality of nodes, one of the cache responses in response  
20 to the probe, each of the cache responses being directed to the source  
node.

72. The method as recited in claim 71, wherein if a first node of the plurality  
25 nodes is caching data corresponding to the first memory address, the method comprises  
the acts of:

5           issuing, by the first node, a memory cancel response directed to the target node;  
            and

            formatting the cache response issued from the first node to indicate the act of  
            issuing the memory cancel response.

10

73.     The method as recited in claim 72, comprising the act of canceling the act  
of accessing the memory location in response to the memory cancel response.

15

74.     The method as recited in claim 72, comprising the act of:

            formatting the source response to indicate the act of issuing the memory cancel  
            response; and

20

            wherein the act of stalling service of the second request is stalled pending receipt  
            of the memory cancel response by the target node.

25

75.     A communication node for a distributed communication system  
comprising a plurality of communication nodes interconnected by a plurality of  
communication links, the node comprising:

5

a memory controller to control access to a memory, the memory comprising a plurality of memory locations corresponding to a plurality of memory addresses;

10

an interface configured to connect to a communication link; and

communication logic coupled to the memory controller, and the interface, wherein the communication logic is configured to:

15

store a first request received from a source via the interface, the first communication being directed to a first memory address of the plurality of memory addresses;

store a second communication directed to the first memory address;

20

generate a first response directed to the source in response to the first request; and

stall the second request pending receipt from the source of a second

25

response in response to the first response.

5           76.     The communication node as recited in claim 75, comprising:

a processor; and

a cache to store data, the cache being coupled to the processor and the

10           communication logic; and

wherein the communication logic comprises a buffer configured to store the first  
request and the second request in the order received.

15

77.     The communication node as recited in claim 75, wherein the  
communication logic is configured to generate a probe for transmission to each of the  
plurality of communication nodes in the distributed communication system, the probe to  
determine whether data corresponding to the first memory address is cached at any of the  
20     plurality of communication nodes.

78.     The communication node as recited in claim 77, wherein the first request  
comprises a write request, and wherein the communication logic is configured to receive  
25     a plurality of cache responses in response to the probe, each cache response indicating  
whether data corresponding to the first memory address is cached at a particular

5 communication node of the plurality of communication nodes in the distributed  
communication system.

79. The communication node as recited in claim 78, wherein the  
10 communication logic is configured to generate the first response directed to the source  
when all of the plurality of cache responses to the probe have been received.

80. The communication node as recited in claim 79, wherein the first response  
15 comprises a Target Done response.

81. The communication node as recited in claim 77, wherein the first request  
comprises a read request, and wherein the communication logic is configured to issue the  
20 read request to the memory controller to access the memory location corresponding to the  
first memory address.

82. The communication node as recited in claim 81, wherein the first response  
25 comprises a read response in response to the access to the memory location.

5           83.     The communication node as recited in claim 81, wherein the  
communication logic is configured to cancel the access by the memory controller to the  
memory location in response to a memory cancel response received from a particular  
communication node of the plurality of communication nodes, the memory cancel  
response indicating that the particular communication node is caching data corresponding  
10 to the first memory address.

          84.     The communication node as recited in claim 83, wherein the  
communication logic is configured to:

15

determine, based on the second response received from the source, whether the  
memory cancel response was issued; and

stall the second request pending receipt of the memory cancel response.

20

          85.     The communication node as recited in claim 75, wherein the second  
response comprises a Source Done response.

25

          86.     The communication node as recited in claim 75, wherein the  
communication logic comprises packet-based communication logic.



87. A distributed communication system, comprising:

a plurality of nodes, the plurality of nodes comprising a source node and a target  
10 node;

a plurality of communication links interconnecting the plurality of nodes; and

a memory accessible by the plurality of nodes, the memory comprising a plurality  
15 of memory locations corresponding to a plurality of memory addresses,  
wherein each of the plurality of nodes is configured to control access to a  
portion of the memory locations;

wherein the source node is configured to dispatch a first request directed to a first  
20 memory address accessible by the target node;

wherein the target node is configured to transmit a first response to the source  
node in response to the first request;

25 wherein the source node is configured to transmit a second response to the target  
node in response to the first response; and

5            wherein the target node is configured to stall service of a second request directed  
to the first memory address pending receipt of the second response.

88.        The system as recited in claim 87, wherein the first request is associated  
10    with a first transaction, and wherein the source node is configured to stall dispatch of a  
second transaction pending receipt of the first response.

89.        The system as recited in claim 87, wherein the first request comprises a  
15    write request, and wherein the target node is configured to transmit the first response  
when the first request reaches a memory commit point.

90.        The system as recited in claim 87, wherein each of the plurality of nodes  
20    comprises a cache to store data, and wherein the target node is configured to issue a  
probe in response to the first request, the target node directing the probe to each of the  
plurality of nodes to determine whether data corresponding to the first memory address is  
stored in the cache of any of the plurality of nodes, and wherein each of the plurality of  
nodes is configured to issue a cache response in response to the probe, the cache response  
25    indicating whether data is stored in the cache of the respective node.

5            91.    The system as recited in claim 90, wherein the target node is configured to format the probe, based on the first request, such that the probe identifies a destination for the plurality of cache response.

10           92.    The system as recited in claim 91, wherein the target node formats the probe to identify the target node as the destination if the first request comprises a write request.

15           93.    The system as recited in claim 91, wherein the target node formats the probe to identify the source node as the destination if the first request comprises a read request.

20           94.    The system as recited in claim 93, wherein if the first request comprises a read request, the target node issues the first response directed to the source node after all of the cache responses are received by the target node.

25           95.    The system as recited in claim 92, wherein if the first request comprises a write request, the source node issues the second response directed to the target node after all of the caches responses and the first response are received by the source node.

96. The system as recited in claim 90, wherein the first request comprises a read request, and wherein a first node of the plurality of nodes is configured to issue a memory cancel response directed to the target node if the first node is storing data  
10 corresponding to the first memory address in its cache.

97. The system as recited in claim 96,

15 wherein the first node is configured to format the respective cache response to indicate that the first node has issued the memory cancel response;

wherein the source node is configured to format the second response to indicate issuance of the memory cancel response based on the cache response; and

20 wherein, in response to the second response, the target node is configured to stall the second request pending receipt of the memory cancel response.

25 98. The system as recited in claim 96, wherein the target node is configured to cancel the access to the memory location corresponding to the first memory address in response to the memory cancel response.

99. The system as recited in claim 87, wherein the source node comprises a host bridge.

Please cancel claim 1.

**REMARKS**

By this Preliminary Amendment, claims 44-99 have been added, and original claim 1 has been canceled. Examination of the new claims is respectfully requested. Should the Examiner believe that a telephonic interview will help speed the application toward allowance, the Examiner is invited to contact the undersigned at (281)970-4545.

Respectfully submitted,

Date: April 23 2007



Diana M. Sangalli

Reg. No. 40,798

FLETCHER, YODER & VAN SOMEREN

P.O. Box 692289

Houston, TX 77269-2289

(281) 970-4545